GLS Verification Engineer
Incise Infotech
Salary Not DisclosedJob highlights 3–10 yrs experience in Gate-Level Simulation with strong SystemVerilog and UVM knowledge Perform gate-level simulation and SoC/IP-level verification using VCS/Questa and scripting in Python/Tcl/Perl Job match score Early Applicant Keyskills Location Work Experience …